



This is an abbreviated datasheet. Contact a Cypress representative for complete specifications.

**CY7C271**

**CY7C274**

## 32K x 8 Power-Switched and Reprogrammable PROM

### Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
  - 30 ns (commercial)
  - 35 ns (military)
- Low power
  - 660 mW (commercial)
  - 715 mW (military)
- Super low standby power
  - Less than 165 mW when deselected
- EPROM technology 100% programmable
- Slim 300-mil package (7C271)
- Direct replacement for bipolar PROMs
- Capable of withstanding >2001V static discharge


### Functional Description

The CY7C271 and CY7C274 are high-performance 32,768-word by 8-bit CMOS PROMs. When disabled ( $\overline{CE}$  HIGH), the 7C271/7C274 automatically powers down into a low-power stand-by mode. The CY7C271 is packaged in the 300-mil slim package. The CY7C274 is packaged in the industry standard 600-mil package. Both the 7C271 and 7C274 are available in a cerDIP package equipped with an erasure window to provide for reprogrammability. When exposed to UV light, the PROM is erased and can be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.


The CY7C271 and CY7C274 offer the advantage of lower power, superior performance, and programming yield. The EPROM cell requires only 12.5V for the super voltage, and low current requirements allow for gang programming. The EPROM cells allow each memory location to be tested 100% because each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming, the product will meet DC and AC specification limits.

Reading the 7C271 is accomplished by placing active LOW signals on  $\overline{CS}_1$  and  $\overline{CE}$ , and an active HIGH on  $CS_2$ . Reading the 7C274 is accomplished by placing active LOW signals on  $\overline{OE}$  and  $\overline{CE}$ . The contents of the memory location addressed by the address lines ( $A_0 - A_{14}$ ) will become available on the output lines ( $O_0 - O_7$ ).

### Logic Block Diagram



### Pin Configurations



For all new designs, please refer to the CY7C271A or CY7H256. The CY7C271A is a lower power pin-compatible replacement for the CY7C271.

Document #: 38-00068-H

placement for the CY7C271. The CY7H256 is a lower power pin-compatible replacement for the CY7C274.